

This Page Is Inserted by IFW Operations
and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

**As rescanning documents *will not* correct images,
please do not report the images to the
Image Problem Mailbox.**




Fig. 1




Fig 2

0.18um LV XPM FPGA Cell Operation							
Program	SC/SR	Vbl	Vblr	Vwl			Program
	SC/UR	8	3.3	0			Yes
	UC/SR	8	3.3	3.3			No
	UC/UR	0	0	0			No
	UC/UR	0	0	3.3			No
Read	SC/SR	1.8-3.3	1.8	0			Sense current
	SC/UR	1.8-3.3	1.8	1.8			Yes
	UC/SR	0	0	0			No
	UC/UR	0	0	1.8			No
Operation		1.8	0~0.8	0			

301
303
305
307
309
311
313
315
317

Fig 3

0.18um IO XPM FPGA Cell Operation							
Program	SC/SR	Vbl	Vbr	Vwl			Program
	SC/UR	8	3.3	0			Yes
	UC/SR	8	3.3	3.3			No
	UC/UR	0	0	0			No
	UC/UR	0	0	3.3			No
Read	SC/SR	3.3	3.3	0			Sense current
	SC/UR	3.3	3.3	3.3			Yes
	UC/SR	0	0	0			No
	UC/UR	0	0	3.3			No
Operation		3.3	0.3-0.8	0			Yes

401
403
405
407
409
411
413
415
417

Fig 4




Fig 5

Dynamic XPM FPGA Cell Operation

		Vbw	Vbp	Vwl(1)	Vwl(0)
Write or Refreshing by columns	SC	Vcc	0	Vcc	0
	UC	0	0	Vcc	0

*SC- Selected Column; UC- unselected Column.

Fig 6




Fig 7




Fig 8




Fig 9




Fig 10




Fig 11